



2829/10
-1 in 2003

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Tyler A. Lowrey

§ Group Art Unit: 2829

Serial No.: 09/896,616

§ Examiner: Evan Pert

Filed: June 30, 2001

§ Atty. Dkt. No.: ITO.0527US (P11412)

For: Pore Structure For Programmable
Device

§

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT


Dear Sir:

Applicant submits the references listed on the attached form PTO 1449 together with any required copies of such references.

This statement is being filed after a first Office action on the merits, but before receipt of a final Office action or a Notice of Allowance. A check for \$180 in payment of the late submission fee of §1.17(p) is enclosed. Please apply any additional charges or credits to Deposit Account No. 20-1504 (ITO.0527US).


Respectfully submitted,

Date: 10/30/03


Timothy N. Trop, Reg. No. 28,994
TROP, PRUNER & HU, P.C.
8554 Katy Freeway, Suite 100
Houston, Texas 77024
(713) 468-8880 [Phone]
(713) 468-8883 [Fax]

11/04/2003 YPOLITE1 00000076 09896616

01 FC:1806 180.00 0P

Date of Deposit: <u>10-31-03</u>
I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Sherry Tipton

<p style="text-align: center;">INFORMATION DISCLOSURE CITATION <small>(Use several sheets if necessary)</small></p> <p style="text-align: right;">NOV 03 2003</p>				ATTY DOCKET NO. ITO.0527US (P11412)	SERIAL NO. 09/896,616	
				APPLICANT(S): TYLER A. LOWREY		
				FILING DATE: June 30, 2001	GROUP ART UNIT: 2829	
U.S. PATENT DOCUMENTS						
*EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
A.						
B.						
C.						
D.						
FOREIGN PATENT DOCUMENTS						
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES NO
E.						
F.						
G.						
H.						
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)						
I.	Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Jeong, U.I., Jeong, H.S. and Kim, Kinam, "Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors," presented at 2003 19 th IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, California, February 26-20, 2003					
J.	Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., "An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003					
K.	Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Oh, J.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Chung, U.I., Jeong, H.S. and Kim, Kinam, "Full Integration and Reliability Evaluation of Phase-change RAM Based on 0.24 mm-CMOS Technologies," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003					
L.	Horii, H., Yi, J.H., Park, J.H., Ha, Y.H., Baek, I.G., Park, S.O., Hwang, Y.N., Lee, S.H., Kim, Y.T., Lee, K.H., Chung, U-In and Moon, J.T., "A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003					
M.						
N.						
O.						
EXAMINER			DATE CONSIDERED			
<small>*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.</small>						